

Subscribe (Full Service) Register (Limited Service, Free) Login

Search: The ACM Digital Library The Guide

rtl path integrated circuit compil\*

32376

Searching within The ACM Digital Library for: rtl path integrated circuit compil\* (start a new sea Found 59 of 1.979

REFINE YOUR SEARCH

Search Results Results 1 - 20 of 59 Related Journals Related Magazines Related SI

▼ Refine by Keywords

rtl path integrated c CZ

Sort by relevance

1 Binary synthesis

Greg Stitt, Frank Vahid

Save results to a Binder

Result r

Discovered Terms ▼ Refine by People Names Institutions

Authors Reviewers

▼ Refine by Publications

Publication Year Publication Names ACM Publications All Publications Content Formats Publishers

▼ Refine by Conferences Sponsors Events Proceeding Series

# ADVANCED SEARCH

Advanced Search

#### FEEDBACK

Please provide us with feedback

Found 59 of 1.979

August 2007 Transactions on Design Automation of Electronic System

Publisher: ACM

Full text available: Pdf (341.48 KB) Additional Information: full citation, abstract, re-Bibliometrics: Downloads (6 Weeks): 24, Downloads (12 Months): 174, Citatio

Recent high-level synthesis approaches and C-based hardware descripti improve the hardware design process by allowing developers to capture functionality in a well-known high-level source language. However, thes

Keywords: Binary synthesis, FPGA, configurable logic, hardware/softwi hardware/software partitioning, synthesis from software binaries, warp

2 Synthesis of Heterogeneous Distributed Architectures for Memory-In Chao Huang, Srivaths Ravi, Anand Raghunathan, Niral K. Jha November 2003 ICCAD '03: Proceedings of the 2003 IEEE/ACM internation: aided design

Publisher: IEEE Computer Society

Full text available: Pdf (756.95 KB)

Additional Information: full citation, abstract, re

Bibliometrics: Downloads (6 Weeks): 5. Downloads (12 Months): 26. Citation (

Memory-intensive applications present unique challenges to an ASI Cdes of memory organization, memory size requirements, bandwidth and according to the control of the potential of single-chip distributed logic-memory architectures ...

3 Inter-cluster communication in VLIW architectures

🙈 A. S. Terechko, H. Corporaal

June 2007 Transactions on Architecture and Code Optimization (TAC Publisher: ACM

Full text available: Pdf (996.47 KB) Additional Information: full citation, abstract, re-

Bibliometrics: Downloads (6 Weeks): 24, Downloads (12 Months): 162, Citatio

The traditional VLIW (very long instruction word) architecture with a sin scale up well to address growing performance demands on embedded m splitting a VLIW processor in smaller clusters, which are ...

**Keywords**: Instruction-level parallelism, VLIW, clock frequency, cluster scheduler, intercluster communication, optimizing compiler, pipelining, I

4 Am embedded system case study: the firm ware development enviro

audio processor

Clifford Liem, Marco Cornero, Miguel Santana, Pierre Paulin, Ahmed Jerray: Lopez, Xavier Figari, Laurent Bergher June 1997 DAC '97: Proceedings of the 34th annual conference on Design

June 1997 DAC '97: Proceedings of the 34th annual conference on Design 
Publisher: ACM
Full text available: Pdf (52.50 KB)
Additional Information: full citation, abstract, re

Bibliometrics: Downloads (6 Weeks): 3, Downloads (12 Months): 23, Citation (

billionetries. Downloads (5 Wooks). C, Downloads (12 Works). 20, Okakor

This paper outlines a case study at SGS-Thomson Microelectronicson the development environment in co-operationwith Thomson Consumer Elect Theenviornment is for an embedded processor used for audiodecompressions.

 Architecture description language (ADL)-driven software toolkit gene exploration of programmable SOCs

Prabhat Mishra, Aviral Shrivastava, Nikil Dutt

July 2006 DAC '04: Proceedings of the 41st annual conference on Design Publisher: ACM

Full text available: Pdf (1.07 MB) Additional Information: full citation, abstract, re

Bibliometrics: Downloads (6 Weeks): 16, Downloads (12 Months): 134, Citatio

Advances in semiconductor technology permit increasingly complex app programmable systems-on-chips (SOCs). Furthermore, shrinking time-t with the need for product versioning through software modification ....

**Keywords**: Architecture description language, design space exploration programmable architecture, retargetable compilation

Also published in:

July 2006 Transactions on Design Automation of Electronic Systems (TOD)

6 Hardware/Software Design Space Exploration for a Reconfigurable I Alberto La Rosa, Luciano Lavagno, Claudio Passerone March 2003 DATE '03: Proceedings of the conference on Design, Auto

Europe - Volume 1 , Volume 1

Publisher: IEEE Computer Society

Full text available: Publisher Site, Pol (103.11 KB) Additional Information: full citation index term

Bibliometrics: Downloads (6 Weeks): 0, Downloads (12 Months): 25, Citation (

This paper describes an approach to hardware/software design space exprocessors. The existing compiler tool-chain, because of the user-defina extended in order to offer developers an easy way ...

7 Proceedings of the 2009 Conference on Asia and South Pacific Desi Kazutoshi Wakabayashi January 2009 ASP-DAC '09: Proceedings of the 2009 Conference on Asia a Automation

Publisher: IEEE Press

Additional Information: full citation, abstract

Bibliometrics: Downloads (6 Weeks): n/a, Downloads (12 Months): n/a, Citatio

On behalf of the Organizing Committee, I would like to invite you to atte Pacific Design Automation Conference 2009 (ASP-DAC 2009), being held Japan, from January 19 through 22, 2009, jointly with the Electronic ...

8 An FPGA-based VLIW processor with custom hardware execution Alex K. Jones, Raymond Hoare, Dara Kusic, Joshua Fazekas, John Foster

February 2005 FPGA '05: Proceedings of the 2005 ACM/SIGDA 13th interna programmable gate arrays

Publisher: ACM

Additional Information: full citation, abstract, re-Full text available: Pdf (220.52 KB) review

Bibliometrics: Downloads (6 Weeks): 14, Downloads (12 Months): 152, Citatio

The capability and heterogeneity of new FPGA (Field Programmable Gat to increase with each new line of devices. Efficiently programming these difficulty. However, FPGAs continue to be utilized for algorithms ...

Keywords: NIOS, VLIW, compiler, kernels, parallelism, synthesis

9 A system for synthesizing optimized FPGA hardware from MATLAB Malay Haldar, Anshuman Nayak, Alok Choudhary, Prith Banerjee November 2001 ICCAD '01: Proceedings of the 2001 IEEE/ACM international aided design

Publisher: IEEE Press

Full text available: Pdf (158.74 KB) Additional Information: full citation, abstract, re-

Bibliometrics: Downloads (6 Weeks): 10, Downloads (12 Months): 63, Citation

Efficient high level design tools that can map behavioral descriptions to of the key requirements to fully leverage FPGA for high throughput com market pressures. We present a compiler that takes as ...

10 Design and Implementation of the AEGIS Single-Chip Secure Proces Random Functions

G. Edward Sun, Charles W. O'Donnell, Ishan Sachdev, Srinivas Devadas June 2005 ISCA '05: Proceedings of the 32nd annual international sympo-Architecture

Publisher: ACM

Full text available: Pdf (288.96 KB) Additional Information: full citation, abstract, re-

Bibliometrics: Downloads (6 Weeks): 29. Downloads (12 Months): 135. Citatio

Secure processors enable new applications by ensuring private and auth even in the face of physical attack. In this paper we present the AEGIS architecture, and evaluate its RTL implementation on FPGAs. By using ...

Also published in:

### May 2005 SIGARCH Computer Architecture News Volume 33 Issue 2

11 Improving Program Efficiency by Packing Instructions into Registers

Stephen Hines, Joshua Green, Gary Tyson, David Whalley

June 2005 | SCA '05: Proceedings of the 32nd annual international sympo:

Architecture

Publisher: ACM

Full text available: Pdi (316.46 KB)

Additional Information; full citation, abstract, re

Bibliometrics: Downloads (6 Weeks): 4. Downloads (12 Months): 54. Citation (

New processors, both embedded and general purpose, often have confliinvolving space, power, and performance. Architectural features and cotarget one or more design goals at the expense of the others. ...

Also published in:

May 2005 SIGARCH Computer Architecture News Volume 33 Issue 2

12 The WaveScalar architecture

Steven Swanson, Andrew Schwerin, Martha Mercaldi, Andrew Petersen, An Michelson, Mark Oskin, Susan J. Eggers

May 2007 Transactions on Computer Systems (TOCS) , Volume 25 Issue Publisher: ACM

Full text available: Pcii (898.53 KB) Additional Information: full citation, abstract, re

Bibliometrics: Downloads (6 Weeks): 26. Downloads (12 Months): 208. Citatio

Silicon technology will continue to provide an exponential increase in thtransistors. Effectively translating this resource into application perform challenge that conventional superscalar designs will not ...

#### Keywords: WaveScalar, dataflow computing, multithreading

13 ASIP instruction encoding for energy and area reduction

Paul Morgan, Richard Taylor

June 2007 DAC '07: Proceedings of the 44th annual conference on Design Publisher: ACM

Full text available: Pdf (201.79 KB) Additional Information: full citation, abstract, re-

Bibliometrics: Downloads (6 Weeks): 6, Downloads (12 Months): 30, Citation (

Application-specific VLIW processors provide an energy and area efficier performance embedded applications. One significant design issue is that required to express the instruction parallelism represents a ...

Keywords: ASIP, cache, cache optimization, embedded applications, er

14 Using C based logic synthesis to bridge the productivity gap Chris Sullivan, Alex Wilson, Stephen Chappell

January 2004 ASP-DAC '04: Proceedings of the 2004 conference on Asia S automation: electronic design and solution fair

Publisher: IEEE Press

Full text available: Publisher Site, Pdf (375.82 KB) Additional Information: full citation

Bibliometrics: Downloads (6 Weeks): 0, Downloads (12 Months): 12, Citation (

Digital circuits from software designs and formal executable specificatio synthesized using hardware compilation or 'C based logic synthesis'. De that same formal specification and coupled with the increasing ...

15 REDEFIS: a system with a redefinable instruction set processor

VICTOR M. GOULART FERREIRA, LOVIC GAUTHIER, Takayuki KANDO, Takuma HASHINAGA, Kazuaki MURAKAMI

August 2006 SBCCI '06: Proceedings of the 19th annual symposium on Int design

Publisher: ACM

Full text available: Pdf (930.50 KB) Additional Information: full citation, abstract, re

Bibliometrics: Downloads (6 Weeks): 2. Downloads (12 Months): 23. Citation (

The growing complexity and production cost of processor-based system constraints in SoC design of new systems. GPPs and ASICs are unable t or power constraints, or too complex to design in short TAT/TTM. REDEI

**Keywords**: ISA customization, SoC, dynamically reconfigurable process power

16 Behavioral synthesis techniques for intellectual property protection

Farinaz Koushanfar, Inki Hong, Miodrag Potkonjak

July 2005 Transactions on Design Automation of Electronic System:

Publisher: ACM

Full text available: Pdf (439.81 KB) Additional Information: full citation, abstract, re

Bibliometrics: Downloads (6 Weeks): 40, Downloads (12 Months): 276, Citatio

We introduce dynamic watermarking techniques for protecting the value CAD and compilation tools and reusable design components. The essent the addition of a set of design and timing constraints which ...

Keywords: Intellectual property protection, behavioral synthesis, wate

17 Compiler-directed high-level energy estimation and optimization

Kadayıl, M. Kandemir, G. Chen, N. Vijaykrisinan, M. J. Irwin, A. Siyasub November 2005 Transactions on Embedded Computing Systems (TECt Publisher: ACM

Full text available: Pdf (891.31 KB) Additional Information: full citation, abstract, re

Bibliometrics: Downloads (6 Weeks): 20, Downloads (12 Months): 119, Citatio

The demand for high-performance architectures and powerful battery-o accentuated the need for power optimization. While many power-orient techniques have been proposed and incorporated in current systems, ...

## Keywords: Energy-Aware Compilation (EAC), mobile devices

18 NoCEE: energy macro-model extraction methodology for network on J. Chan, S. Parameswaran

May 2005 I CCAD '05: Proceedings of the 2005 IEEE/ACM International co

Publisher: IEEE Computer Society

Full text available: Pdf (290.33 KB) Additional Information: full citation, abstract, re

Bibliometrics: Downloads (6 Weeks): 9, Downloads (12 Months): 54, Citation (

In this paper we present NoCEE, a fast and accurate method for extract packet-switched network on chip (NoC) routers. Linear regression is use between events occurring in the NoC and energy consumption....

19 Optimized Generation of Data-Path from C Codes for FPGAs Zhi Guo, Betul Buyukkurt, Walid Najjar, Kees Vissers

March 2005 DATE '05: Proceedings of the conference on Design, Auto Europe - Volume 1, Volume 1

Publisher: IEEE Computer Society

Full text available: Pdf (281.78 KB) Additional Information: full citation, abstract, re

Bibliometrics: Downloads (6 Weeks): 7, Downloads (12 Months): 52, Citation (

FPGAs, as computing devices, offer significant speedup over microproce configurability offers an advantage over traditional ASICs. However, the level language programmability, as microprocessors do. This ...

20 Design of a SPDIF receiver using protocol compiler

Ulrich Holtmann, Peter Blinzer
May 1998 DAC '98: Proceedings of the 35th annual conference on Design
Publisher: ACM

Full text available: Pdf (348.72 KB) Additional Information: full citation, abstract, re

Bibliometrics: Downloads (6 Weeks): 0, Downloads (12 Months): 14, Citation (

This paper describes the design of a receiver for the digital audio signal players. The design was done with Protocol Compiler, a high-level synth structured data stream processing controllers. Compared ...

Keywords: high-level synthesis, telecommunication

Result :

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2009 ACI

Terms of Usage Privacy Policy Code of Ethics Contact Us

Useful downloads: Adobe Acrobat Q QuickTime W Windows Media Player Real I